| |

VerySource

 Forgot password?
 Register
Search
View: 1730|Reply: 6

The code to be run when the CPU is powered on needs to be stored in the ROM, but can the ROM be read and written when po

[Copy link]

1

Threads

3

Posts

4.00

Credits

Newbie

Rank: 1

Credits
4.00

 China

Post time: 2020-1-25 23:00:01
| Show all posts |Read mode
I found a contradiction. The code to be run when the CPU is powered on needs to be stored in the ROM. Generally, read and write of the ROM needs to be initialized by the CPU. The ROM can be nor flash or eeprom. The flash must be set before it can be used. I2c can only be used if I don't understand
Reply

Use magic Report

0

Threads

2

Posts

3.00

Credits

Newbie

Rank: 1

Credits
3.00

 Invalid IP Address

Post time: 2020-2-24 15:15:01
| Show all posts
Who said that EEPROM must be configured with IIC first? EEPROM came out 800 years earlier than IIC!
Reply

Use magic Report

1

Threads

3

Posts

4.00

Credits

Newbie

Rank: 1

Credits
4.00

 China

 Author| Post time: 2020-3-11 11:30:01
| Show all posts
Even if reading and writing e2prom does not necessarily use i2c, can eeprom be read directly without any registers?
Reply

Use magic Report

0

Threads

2

Posts

3.00

Credits

Newbie

Rank: 1

Credits
3.00

 Invalid IP Address

Post time: 2020-4-3 05:30:01
| Show all posts
As long as the speed of the nor flash and EEPROM is not a problem, no register is required.
Reply

Use magic Report

1

Threads

3

Posts

4.00

Credits

Newbie

Rank: 1

Credits
4.00

 China

 Author| Post time: 2020-4-11 10:00:01
| Show all posts
If so, what does the flash driver have to do?
Reply

Use magic Report

0

Threads

1

Posts

2.00

Credits

Newbie

Rank: 1

Credits
2.00

 China

Post time: 2020-8-19 20:30:01
| Show all posts
Flash erasing and writing are more complicated, but reading is very simple, just give an address directly. Take a look at the chip manual, which contains a description of the control word and state machine.
Reply

Use magic Report

0

Threads

3

Posts

4.00

Credits

Newbie

Rank: 1

Credits
4.00

 New Zealand

Post time: 2020-8-19 20:45:01
| Show all posts
For nor flash, the read operation in low speed and non-burst mode is similar to sram/eeprom, so no driver is required. And nand flash needs to be driven regardless of reading and writing. Some cpus have a built-in nand flash controller, which allows the cpu to read nand flash to start the system when booting :)
Reply

Use magic Report

You have to log in before you can reply Login | Register

Points Rules

Contact us|Archive|Mobile|CopyRight © 2008-2023|verysource.com ( 京ICP备17048824号-1 )

Quick Reply To Top Return to the list